Application Overview

The sequence to fabricate Cu interconnects is called the “dual-damascene” process. Nanoscale vias and trenches are first etched in a dielectric layer (typically SiO2) followed by deposition of diffusion barrier layer(s). A thin Cu seed layer is then sputtered, followed by Cu electroplating to form complex nanopatterns. Finally, excess Cu plated in the field regions is removed by CMP. The multilayered interconnect network may consist of 7–10 interconnect levels.

ViaForm® products, most widely used in dual-damascene process world-wide, ensure the bottom-up copper electroplating to achieve void-free metallization of complex nano patterns.

Image
MAES-Application-Wafer-Fabrication
Copper Damascene for Superior Filling Performance

MacDermid Enthone ViaForm® copper damascene chemistries deliver superior filling performance for wafer fabrication.

  • Custom solution packages based on the latest ViaForm products through close customer collaborations.
  • ViaForm solutions capable of meeting manufacturing needs of the most advanced processing nodes.
  • Pioneering Advanced Cu technologies, proven uniform interconnect fill and superior reliability.
  • Best-in-class product quality and manufacturing capability recognized by the industry.
     
Let our experts find your solution!